WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7: H03H 17/06, H04B 3/23, 3/32, H04L 25/14, 25/497, 1/00

(11) International Publication Number:

WO 00/28663

(43) International Publication Date:

18 May 2000 (18.05.00)

(21) International Application Number:

PCT/US99/26483

A3

(22) International Filing Date:

9 November 1999 (09.11.99)

(30) Priority Data:

60/107,877 9 November 1998 (09.11.98) US 60/108,319 13 November 1998 (13.11.98) US 22 April 1999 (22.04.99) 60/130,616

(71) Applicant (for all designated States except US): BROADCOM CORPORATION [US/US]; 16215 Alton Parkway, Irvine, CA 29618 (US).

(72) Inventor; and

(75) Inventor/Applicant (for US only): HATAMIAN, Mchdi [US/US]; 25681 Pacific Hills, Mission Viejo, CA 92692

(74) Agent: HOANG, Phuong-Quan; Christie, Parker & Hale, LLP, P.O. Box 7068, Pasadena, CA 91109-7068 (US).


(81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU. SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published

With international search report.

(88) Date of publication of the international search report: 17 August 2000 (17.08.00)

(54) Title: FIR FILTER STRUCTURE WITH LOW LATENCY FOR GIGABIT ETHERNET APPLICATIONS



(57) Abstract

A digital filter has an input path and an output path and includes a set of delay elements and a number of taps. The taps couple the input path to the output path. Each of the taps has a coefficient, a multiplier and an adder. Each of the delay elements is disposed between two adjacent taps. The delay elements are placed in either the input path and the output path of the digital filter, such that the digital filter has fewer delay elements in the input path than a direct-form digital filter with the same number of taps in a direct-form structure, and has fewer delay elements in the output path than a transposed-form digital filter with the same number of taps in a transposed-form structure; and such that the digital filter has same transfer function as the direct-form digital filter and the transposed-form digital filter.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesatho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AТ	Austria	FR	Prance	LU	Luxembourg	SN	Senegal
ΑU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
ΑZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of Americ
CA	Canada	IT	Italy	MIX	Mexico	uz	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
СН	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	Ц	Liechtenstein	SID	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

INTERNATIONAL SEARCH REPORT

Im Jonel Application No PCT/US 99/26483

A. CLASSI IPC 7		3/32 H04L25/14	H04L25/497
	H04L1/00		
	to International Patent Classification (IPC) or to both national cla	assification and IPC	
	S SEARCHED	· · · · · · · · · · · · · · · · · · ·	
IPC 7	ocumentation searched (classification system followed by class H03H H04B H04L		
Documenta	ation searched other than minimum documentation to the extent	that such documents are included in the	he fields searched
Electronic d	data base consulted during the international search (name of da	ata base and, where practical, search t	(erms used)
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the	the relevant passages	Relevant to claim No.
X	DUNCAN ET AL.: "Strategies for automation of high speed digit JOURNAL OF VLSI SIGNAL PROCESS vol. 9, no. 1/2, September 199 pages 105-118, XP000525889 Dordrecht, NL page 105, left-hand column, pages 105, right-hand column, pages 108, right-hand column, pages 108, right-hand column, pages 108, right-hand column, pages 109, left-hand c	tal filters" SING, 95 (1995-09), aragraph 1 baragraph 3 baragraph 2 -	1-20
	her documents are listed in the continuation of box C.	X Patent family members	are listed in annex.
"A" docume consid "E" earlier diffling di "L" docume which i ctatior "O" docume other n "P" docume later th	ent which may throw doubts on priority claim(s) or is cited to establish the publication date of another n or other special reason (as specified) ent referring to an oral disclosure, use, exhibition or means ent published prior to the international filling date but han the priority date claimed	cited to understand the print invention "X" document of particular relevation cannot be considered novel involve an inventive step who document of particular relevations to econsidered to invention to econsidered to invential such combination be in the art. "&" document member of the sar	orfict with the application but ciple or theory underlying the ance; the claimed invention I or cannot be considered to hen the document is taken alone ance; the claimed invention rolve an inventive step when the one or more other such docueing obvious to a person skilled me patent family
_	actual completion of the international search 6 April 2000	Date of mailing of the internal 09/05/2000	ational search report
	nailing address of the ISA European Patent Office, P.B. 5818 Patentiaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo ni, Fax: (+31-70) 340-3016	Authorized officer Scriven, P	

1

INTERNATIONAL SEARCH REPORT

In. .dional Application No PCT/US 99/26483

C.(Continue	ntion) DOCUMENTS CONSIDERED TO BE RELEVANT	PC1/US 99/26483
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	CARAISCOS, PEKMESTZI: "Low-latency bit-parallel systolic VLSI implementation of FIR digital filters" IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, vol. 43, no. 7, July 1996 (1996-07), pages 529-534, XP000630793 New York, US ISSN: 1057-7130 page 529, right-hand column, paragraph 2	1-20
X	PEKMESTZI, CARAISCOS: "Implementation of systolic multipliers and digital filters via signal flow-graph transformations" THE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, 12 - 14 April 1994, pages 105-108, XP000506110 New York, US ISBN: 0-7803-1773-4 page 107, left-hand column, paragraph 1	1-20
A	WO 98 43369 A (LEVEL ONE COMMUNICATIONS) 1 October 1998 (1998-10-01) page 7, line 25 - line 28	1,11

INTERNATIONAL SEARCH REPORT

Information on patent family members

Int. .tional Application No PCT/US 99/26483

			and partial and partial and the partial and th			PCT/US		
Pate cited in	Patent document cited in search report		Publication date	P.	Patent family member(s)		Publication date	
WO 9	843369	Α	01-10-1998	AU EP	6773698 097235	3 A 5 A	20-10-1998 19-01-2000	
					•			
						•	·	
			•					
				•				